FIG.1





FIG.2






FIG.3

FIG.4




FIG.5




FIG.6

FIG.7

state of switch	testing command signal	state of register	test mode
SW1 SW2 SW3	1V	MSB LSB	test1
OFFONOFF	2V	1 0	test2
OFFOFF ON	3V	1 1	test3
OFFOFFOFF	0V	0 0	no test






FIG.8



testing controller 24 CPU display register main controller ID unit I/F FIG.10 I/O unit 20/ shield line 21 -COND) +0

external device

FIG.11






FIG. 12

FIG.13